

512K X 8 BIT LOW POWER CMOS SRAM

FEATURES

- Access time : 55 ns
- Low power consumption: Operatingcurrent : 30/20mA (TYP.) Standby current : 4 µA (TYP.) C-version
- Single $2.7V \sim 5.5V$ power supply
- Fully Compatible with all Competitors 5V product
- Fully Compatible with all Competitors 3.3V product
- Fully static operation
- Tri-state output
- Data retention voltage : 2.0V (MIN.)
- All products ROHS Compliant
- 32-pin 450 mil SOP Package 32-pin 8mm x 20mm TSOP-I 32-pin 600 mil P-DIP Coming

Soon!

32-pin 8mm x 13.4mm sTSOP *36-ball 6mm x 8mm TFBGA

The AS6C4008 is a 4,194,304-bit low power CMOS static random access memory organized as


GENERAL DESCRIPTION

524,288 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C4008 is well designed for very low power system applications, and particularly well suited for battery back-up non-volatile memory application.

The AS6C4008 operates from a single power supply of $2.7V \sim 5.5V$

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION**

SYMBOL	DESCRIPTION
A0 - A18	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection



AS6C4008

512K X 8 BIT LOW POWER CMOS SRAM

PIN CONFIGURATION

Н

A9 (A10 A11


1

2

3 4 TFBGA

A12 A13 A14

5 6





ABSOLUTE MAXIMUM RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.5 to 6.5	V
		0 to 70(C grade)	
Operating Temperature	TA		°C
		-40 to 85(I grade)	Č
Storage Temperature	Тѕтс	-65 to 150	°C
Power Dissipation	PD	1	W
DC Output Current	Ιουτ	50	mA
Soldering Temperature (under 10 sec)	TSOLDER	260	°C

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	X	High-Z	ISB1
Output Disable	L	Н	Н	High-Z	Icc,Icc1
Read	L	L	Н	Dout	Icc,Icc1
Write	L	Х	L	Din	Icc,Icc1

Note: $H = V_{IH}, L = V_{IL}, X = Don't care.$

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. ^{*3}	MAX.	UNIT
Supply Voltage	Vcc			2.7	3.0	5.5	V
Input High Voltage	ViH ^{*1}			0.7* Vcc	-	Vcc+0.3	V
Input Low Voltage	VIL*1			- 0.2	-	0.6	V
Input Leakage Current	lu lu	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	$V_{CC} \ge V_{OUT} \ge V_{SS},$ Output Disabled		- 1	-	1	μA
Output High Voltage	Vон	Іон = -1mA		2.4	-	-	V
Output Low Voltage	Vol	IoL = 2mA		-	-	0.4	V
	Icc	Cycle time = Min. CE# = 0.2V, I⊮o = 0mA	- 55	-	30	60	mA
Average Operating		other pins at 0.2V or V_{CC} - 0.2	V				
Power supply Current	Icc1	Cycle time = 1μ s CE# = 0.2V, I_{VO} = 0mA other pins at 0.2V or V _{CC} - 0.2	2V	-	4	10	mA
Standby Power Supply Current	I _{SB1}	CE# ≧V _{CC} - 0.2V ^{*C}	;	-	4 4	50 ^{*4} 50 ^{*4}	μΑ μΑ

Notes: 1. VIH(max) = Vcc + 3.0V for pulse width less than 10ns. VIL(min) = Vss - 3.0V for pulse width less than 10ns.

2. Over/Undershoot specifications are characterized, not 100% tested.

3. Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at Vcc = Vcc(TYP.) and TA = 25° C

4. 25μ A for special request


*C=Commercial temperature/I = Industrial temperature

10/OCTOBER/07, V.1.1


Alliance Memory Inc.



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



Notes :

2.A write occurs during the overlap of a low CE#, low WE#.

3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

4. During this period, I/O pins are in the output state, and input signals must not be applied.

5.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state. 6.tow and twHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.

^{1.}WE#, CE# must be high during all address transitions.

512K X 8 BIT LOW POWER CMOS SRAM

Notes:

Rev. 1.1

1. VIH(max) = V_{CC} + 3.0V for pulse width less than 10ns.

2. VIL(min) = Vss - 3.0V for pulse width less than 10ns.

Over/Undershoot specifications are characterized, not 100% tested.
Typical values are included for reference only and are not guaranteed or tested.

Typical valued are measured at $V_{CC} = V_{CC}(TYP.)$ and $T_A = 25$?

CAPACITANCE (TA = 25°C, f = 1.0MHz)

SYMBOL	MIN.	MAX	UNIT
CIN	-	6	pF
Ci/O	-	8	pF
_	CIN CI/O	CIN -	CIN - 6 CI/O - 8

Note : These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.			AS6C40	08-55			UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	1
Read Cycle Time	t RC			55	-			ns
Address Access Time	taa			-	55			ns
Chip Enable Access Time	t ACE			-	55			ns
Output Enable Access Time	toe			-	30			ns
Chip Enable to Output in Low-Z	tcLz*			10	-			ns
Output Enable to Output in Low-Z	tolz*			5	- 1		ĺ	ns
Chip Disable to Output in High-Z	tснz*			-	20			ns
Output Disable to Output in High-Z	tонz*			-	20			ns
Output Hold from Address Change	tон			10	-			ns

(2) WRITE CYCLE


PARAMETER	SYM.			AS6C4	008-55			UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc			55	-			ns
Address Valid to End of Write	taw			50	-			ns
Chip Enable to End of Write	tcw			50	-			ns
Address Set-up Time	tas			0	-			ns
Write Pulse Width	twp			45	-			ns
Write Recovery Time	twr			0	-			ns
Data to Write Time Overlap	tow			25	-			ns
Data Hold from End of Write Time	tон			0	-			ns
Output Active from End of Write	tow*			5	-			ns
Write to Output in High-Z	twnz*			-	20			ns

*These parameters are guaranteed by device characterization, but not production tested.




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and OE# Controlled) (1,3,4,5)



Notes :

1.WE# is high for read cycle.

2.Device is continuously selected OE# = low, CE# = low.


3.Address must be valid prior to or coincident with CE# = low; otherwise tAA is the limiting parameter.

4.tclz, tolz, tcHz and toHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.


5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ}, t_{OHZ} is less than t_{OLZ}.



WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# Controlled) (1,2,5,6)



Notes :

2.A write occurs during the overlap of a low CE#, low WE#.

3.During a WE# controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.

4. During this period, I/O pins are in the output state, and input signals must not be applied.

5.If the CE# low transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state. 6.tow and twHz are specified with CL = 5pF. Transition is measured ±500mV from steady state.

^{1.}WE#, CE# must be high during all address transitions.




512K X 8 BIT LOW POWER CMOS SRAM

DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	Vdr	$CE# \ge V_{CC} - 0.2V$		2.0	-	5.5	V
Data Retention Current	I _{DR}	$\begin{array}{l} V_{CC} \texttt{=} \texttt{2.0V} \\ CE\texttt{\#} \geqq V_{CC} \texttt{-} \texttt{0.2V} \end{array}$	**C **I		2 2	30 30	μ μΑ
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)		0	-	-	ns
Recovery Time	tR			tRC∗	-	-	ns

tRC* = Read Cycle Time **C=Commercial temperature/I=Industrial temperature

DATA RETENTION WAVEFORM







PACKAGE OUTLINE DIMENSION

Seating Plane

D

32 pin 450 mil SOP Package Outline Dimension





ш


UNIT SYM.	INCH.(BASE)	MM(REF)
A	0.118 (MAX)	2.997 (MAX)
A1	0.004(MIN)	0.102(MIN)
A2	0.111(MAX)	2.82(MAX)
b	0.016(TYP)	0.406(TYP)
С	0.008(TYP)	0.203(TYP)
D	0.817(MAX)	20.75(MAX)
E	0.445 ±0.005	11.303 ±0.127
E1	0.555 ±0.012	14.097 ±0.305
е	0.050(TYP)	1.270(TYP)
L	0.0347 ±0.008	0.881 ±0.203
L1	0.055 ±0.008	1.397 ±0.203
S	0.026(MAX)	0.660 (MAX)
у	0.004(MAX)	0.101(MAX)
Θ	0° -10°	0° -10°

10/OCTOBER/07, V.1.1 Alliance Memory Inc.



AS6C4008


32 pin 8mm x 20mm TSOP-I Package Outline Dimension



UNIT SYM.	INCH(BASE)	MM(REF)
А	0.047 (MAX)	1.20 (MAX)
A1	0.004 ±0.002	0.10 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.008 + 0.002 - 0.001	0.20 + 0.05 -0.03
С	0.005 (TYP)	0.127 (TYP)
D	0.724 ±0.004	18.40 ±0.10
E	0.315 ±0.004	8.00 ±0.10
е	0.020 (TYP)	0.50 (TYP)
HD	0.787 ±0.008	20.00 ±0.20
L	0.0197 ±0.004	0.50 ±0.10
L1	0.0315 ±0.004	0.08 ±0.10
у	0.003 (MAX)	0.076 (MAX)
Θ	0°~5°	0°~5°



32 pin 8mm x 13.4mm sTSOP Package Outline Dimension



UNIT SYM.	INCH(BASE)	MM(REF)
A	0.049 (MAX)	1.25 (MAX)
A1	0.005 ±0.002	0.130 ±0.05
A2	0.039 ±0.002	1.00 ±0.05
b	0.008 ±0.01	0.20±0.025
С	0.005 (TYP)	0.127 (TYP)
D	0.465 ±0.004	11.80 ±0.10
E	0.315 ±0.004	8.00 ±0.10
е	0.020 (TYP)	0.50 (TYP)
HD	0.528±0.008	13.40 ±0.20.
L	0.0197 ±0.004	0.50 ±0.10
L1	0.0315 ±0.004	0.8 ±0.10
у	0.003 (MAX)	0.076 (MAX)
Θ	0°~5°	0°~5°


AS6C4008

10/OCTOBER/07, V.1.1

Alliance Memory Inc.




36 ball 6mm × 8mm TFBGA Package Outline Dimension





32 pin 600 mil P-DIP Package Outline Dimension



UNIT SYM.	INCH(BASE)	MM(REF)	
A1	0.001 (MIN)	0.254 (MIN)	
A2	0.150 ± 0.005	3.810 ± 0.127	
В	0.018 ± 0.005	0.457 ± 0.127	
D	1.650 ± 0.005	41.910 ± 0.127	
E	0.600 ± 0.010	15.240 ± 0.254	
E1	0.544 ± 0.004	13.818 ± 0.102	
е	0.100 (TYP)	2.540 (TYP)	
eB	0.640 ± 0.020	16.256 ± 0.508.	
L	0.130 ± 0.010	3.302 ± 0.254	
S	0.075 ± 0.010	1.905 ± 0.254	
Q1	0.070 ± 0.005	1.778 ± 0.127	

Note : D/E1/S dimension do not include mold flash.



512K X 8 BIT LOW POWER CMOS SRAM

ORDERING INFORMATION

Ordering Codes

				Operating	Speed
Alliance	Organization	VCC range	Package	Temp	ns
AS6C4008-55PCN	512k x 8	2.7-5.5V	32pin 600mil PDIP	Commercial ~ 0º C to 70º C	55
AS6C4008-55SIN	512k x 8	2.7-5.5V	32pin 450mil SOP	Industrial ~ -40°C to 85° C	55
AS6C4008-55TIN	512k x 8	2.7-5.5V	32pin TSOP-I (8 x 20 mm)	Industrial ~ -40°C to 85° C	55
AS6C4008-55STIN	512k x 8	2.7-5.5V	32pin sTSOP (8 x 13.4 mm)	Industrial ~ -40°C to 85° C	55
AS6C4008-55BIN	512k x 8	2.7-5.5V	36pin TFBGA (6mm x 8mm) *	Industrial ~ -40°C to 85° C	55
			*Coming Soon!		

Part numbering system

AS6C	4008	- 55	Х	X	N
			Package Options: P = 32 pin 600 mil P-DIP S = 32 pin 450 mil SOP	Temperature Range:	
low	Device		T = 32 pin TSOP-I (8mm x 20 mm)	C = Commercial	N = Lead
power	Number		ST = 32 pin sTSOP (8mm x 13.4 mm)	(0°C to +70°C)	Free ROHS
SRAM	40 = 4M	Access	B = 36 pin TFBGA (6mm x 8mm)*	I = hdustrial	Compliant
prefix	<mark>08</mark> = by 8	Time		(-40º to +85º C)	Part

* Coming Soon!





Alliance Memory, Inc. 1116 South Amphlett, #2, San Mateo, CA 94402 Tel: 650-525-3737 Fax: 650-525-0449

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved Part Number: AS6C4008 Document Version: v. 1.1

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.